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Abstract
Among the emerging technologies in the nanotechnology domain Quantum-Dot Cellular Automata (QCA) is an
important name. It overcomes the serious technical limitations of CMOS at the nano level In this article, we have
used two-dimensional two-dot one-electron QCA cells to design a binary to BCD converter. We have justiﬁed our
proposed design by determining the polarity of diﬀerent cells including output cells using coulomb law to justify
its eﬀectiveness. Finally, we have discussed the issues related to energy and power dissipation in order to drive the
proposed architecture.
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1. Introduction
The technology of quantum-dot cellular automata (QCA), proposed by Lent and Tougaw1, is becoming
one of the emerging technologies of the future computers because of its extremely small feature sizes, ultra low
power consumption, simple conceptualization. It also does away with state oﬀ leakage current, dimensional
restrictions and degraded switching performance, which are the inherent drawbacks of the CMOS technology.
The advantage of 2-dot 1-electron QCA is that the number of dots and the number of electrons per cell is
half of that in case of 4-dot 2-electron QCA. Moreover, it eliminates the four ambiguous conﬁgurations out of
the six possible conﬁgurations2. Also, as binary information passes from cell to cell using the inter-cellular
interaction obeying the Coulomb’s principle, the complexity of wiring is reduced.
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In the following section 2, we have discussed two-dimensional 2-dot 1-electron QCA, its clocking mech-
anism and the basic gates. We propose the design of a binary to BCD converter in section 3. We have
used potential energy calculations to verify the outputs in section 4. We have analysed our proposed design
in section 5. Finally, we have discussed the amount of energy and power required to operate the proposed
architecture in section 6.
2. 2-D 2-dot 1-electron QCA
In the 2-dimensional 2-dot 1-electron QCA, the rectangular cells are either horizontal or vertical with two
holes (or dots) at the two ends. One free electron may tunnel through between these two quantum dots.
The structure of the 2-dot 1-electron QCA cells and their polarities are shown in Fig. 1. The position of
the electron within a cell represents binary information. This information passes from cell to cell using the
inter-cellular interaction obeying the Coulomb’s principle. The clocking mechanism and the basic building
blocks of 2-dot 1-electron QCA are discussed below:
Figure 1. The 2-dot 1-electron QCA cells (a) Vertical cell with polarity 0 (b) Vertical cell with polarity 1 (c) Horizontal cell
with polarity 0 (d) Horizontal cell with polarity 1
2.1. Clocking
CMOS clocking synchronizes the operations, whereas, 2-dot 1-electron QCA clocking determines the
direction of the signal ﬂow and also supplies energy to weak input signals so that they can propagate
through the entire architecture3,4. The clocking of QCA, follows the quasi adiabatic clocking mechanism.
It consists of four phases: switch, hold, release and relax. Initially, when the potential energy of electron is
low5 and the electron is not capable of tunnelling between quantum dots, it has a deﬁnite polarity. With the
beginning of the switch phase, the potential energy of electrons starts to rise and at the end of this phase the
electron attains its maximum potential energy. During the hold phase the electron maintains its maximum
potential energy and becomes completely delocalized loosing its polarity. In the release phase the potential
energy of the electron starts to lower and the cell gradually moves towards a deﬁnite polarity. During the
last phase i.e. the relax phase the electron maintains minimum energy and is too weak to tunnel between
the dots. Thus cell attains a deﬁnite polarity. Each QCA architecture comprises of four clock zones, if not
less, each of which contains the above said four clock phases. Each clock zone is π2 out of phase with the
next clock zone3 as shown in Fig. 2(a). The diﬀerent clock zones in a QCA architecture are represented by
diﬀerent colours. The colour codes we have used is shown in Fig. 2(b).
Figure 2. (a)The 2-dot 1-electron clocking (b) Colour codes of the clock phases
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2.2. Basic Building Blocks
In6 we get a lucid description of the diﬀerent building blocks namely the binary wire (Fig. 3a) the inverter
using a cell of diﬀerent orientation in between two cells of a binary wire (Fig. 3b), the inverters by turning
at corners (Fig. 3c), a fan-out gate (Fig. 3d), crossing wires (Fig. 3e) and the majority voter gate (Fig. 4).
Figure 3. The 2-dot 1-electron (a) binary wire (b)inverter with diﬀerently oriented cell (c) inverted/non-inverted turnings (d)
fan-out (e) planar wire crossing
The schematic diagram of the majority voter gate is shown in Fig. 4a and its implementation is shown
in Fig. 4b. A variation of the majority voter is shown in Fig. 4c, its implementation is shown in Fig. 4d.
The output functions for the majority voters shown in Fig.4a and in Fig.4c respectively are given by
Output =
⎧⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎩
B.C if A=0
B + C if A=1
A.C if B=0
A+ C if B=1
A+B if C=0
A.B if C=1
and
⎧⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎩
B + C if A=0
B.C if A=1
A.C if B=0
A+ C if B=1
A.B if C=0
A+B if C=1
(1)
Figure 4. The schematic diagram of 2-dot 1-electron QCA majority voter with inputs A, B and C
In a 4-dot 2-electron QCA, out of six possible conﬁgurations, there are four ambiguous conﬁgurations
and only two valid conﬁgurations2. But a 2-dot 1-electron QCA cell consists of two quantum dots and one
free electron, and has exactly two cell conﬁgurations both being valid. Thus no ambiguous situation arises.
Also the number of electrons and dots participating in any 2-dot 1-electron QCA circuit is slashed down to
half the total number of that in case of 4-dot 2-electron QCA circuit.
3. Proposed Design of Binary to BCD converter
A binary to BCD converter takes an input in binary and outputs its equivalent BCD. There are four
inputs w, x, y and z represent the four-digit binary numbers and the ﬁve outputs O1, O2, O3, O4 and O5.
For the binary to BCD converter the block diagram of is shown in Fig.5 and the truth table is shown in
table 1. The 2-dot 1-electron QCA implementation as shown in Fig.6.
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Figure 5. The block diagram of binary to BCD converter
Table 1. The truth table showing decimal numbers and their binary and BCD equivalents
Decimal Binary Equivalent BCD Equivalent
Number w x y z Y0 Y1 Y2 Y3 Y4
0 0 0 0 0 0 0 0 0 0
1 0 0 0 1 0 0 0 0 1
2 0 0 1 0 0 0 0 1 0
3 0 0 1 1 0 0 0 1 1
4 0 1 0 0 0 0 1 0 0
5 0 1 0 1 0 0 1 0 1
6 0 1 1 0 0 0 1 1 0
7 0 1 1 1 0 0 1 1 1
8 1 0 0 0 0 1 0 0 0
9 1 0 0 1 0 1 0 0 1
10 1 0 1 0 1 0 0 0 0
11 1 0 1 1 1 0 0 0 1
12 1 1 0 0 1 0 0 1 0
13 1 1 0 1 1 0 0 1 1
14 1 1 1 0 1 0 1 0 0
15 1 1 1 1 1 0 1 0 1
4. Determination of output energy state of the proposed design
In order to justify 2-dot 1-electron QCA circuits we have to use some standard mathematical functions
as we do not have any open source simulator that simulates 2-dot 1-electron QCA. The potential energy
calculations, based on Coulomb’s principal may be considered4 to verify a circuit. Let U be the potential
energy between the two point charges q1 and q2, K is the Boltzman constant, r is the distance between the
two point charges and UT denotes the total potential energy of an electron due to all of its neighbouring
electrons. Then,
U =
Kq1q2
r
(2)
Kq1q2 = 9× 109 × (1.6)2 × 10−38 (3)
UT =
n∑
t=1
Ut (4)
The quantum dots having induced positive charge can contain an electron. The electrons tend to attain
a position with minimum potential energy. So, to ﬁnd the output state of the design, potential energy
is calculated for all possible position of electrons within cells and then select the position with minimum
potential energy. We have numbered the 2-dot 1-electron QCA cells in Fig. 6 and the respective potential
energy calculations are shown in table 2.
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Table 2. Synopsis of output state of 2-dot 1-electron QCA binary to BCD converter architecture
Cell Electron Total Potential Comments
Number Position Energy
1, 86, 31, 152 - - Input cells w , x, y and z respectively
2-10 - - Attains the polarity of cell 1 (Fig. 3b)
11-30 - - Attains the inverse polarity of cell 1 (Fig.3b)
32-39 - - Attains the polarity of cell 31 (Fig. 3b)
40-41 - - Attains the inverse polarity of cell 39 (Fig.3c)
42-47 - - Attains the inverse polarity of cell 41 (Fig.3c)
48-53 - - Attains the inverse polarity of cell 32 (Fig.3c)
54 a −6.905× 10−20J Electron will latch at position a due to less energy
b −0.294× 10−20J
55-56 - - Attains the polarity of cell 54 (Fig. 3)
57-61 - - Attains the inverse polarity of cell 10 (Fig.3)
62-69 - - Attains the inverse polarity of cell 8 (Fig.3)
70 a 3.329× 10−20J Electron will latch at position b due to less energy
b 0.537× 10−20J
71-75 - - Attains the polarity of cell 70 (Fig. 3a)
76 a 13.564× 10−20J Electron will latch at position a due to less energy
b 1.368× 10−20J
77-78 - - Attains the polarity of cell 70 (Fig. 3a)
79-84 - - Attains the inverse polarity of cell 51 (Fig.3b)
85 - - Attains the inverse polarity of cell 84 (Fig.3b)
87-100 - - Attains the polarity of cell 86 (Fig. 3b)
101 - - Attains the inverse polarity of cell 100 (Fig.3a)
102 a −3.329× 10−20J Electron will latch at position a due to less energy
b −0.537× 10−20J
103 - - Attains the inverse polarity of cell 86 (Fig. 3b)
104-110 - - Attains the inverse polarity of cell 103 (Fig.3c)
111 a 3.329× 10−20J Electron will latch at position b due to less energy
b 0.537× 10−20J
112-115 - - Attains the polarity of cell 111 (Fig.3c)
116 a 3.329× 10−20J Electron will latch at position b due to less energy
b 0.537× 10−20J
117-122 - - Attains the inverse polarity of cell 96 (Fig.3b)
123 a −13.564× 10−20J Electron will latch at position a due to less energy
b −1.368× 10−20J
124 - - Attains the polarity of cell 123 (Fig.3a)
125-127 - - Attains the inverse polarity of cell 125 (Fig. 3a)
128-129 - - Attains the inverse polarity of cell 124 (Fig.3a)
130-141 - - Attains the inverse polarity of cell 22 (Fig.3b)
142 a −6.905× 10−20J Electron will latch at position a due to less energy
b −0.294× 10−20J
143-148 - - Attains the inverse polarity of cell 139 (Fig.3b)
149-150 - - Attains the inverse polarity of cell 147 (Fig.3b)
151 a 3.329× 10−20J Electron will latch at position b due to less energy
b 0.537× 10−20J
153-159 - - Attains the polarity of cell 152 (Fig.3a)
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Figure 6. The implementation of 2-dot 1-electron QCA binary to BCD converter
5. Analysis of the proposed design
Stability and high degree of area utilization are the two main constraints for analyzing an QCA architec-
ture7. Stability of the proposed design may be adjudged by conditions that each and every input signal of
a majority voter gate must reach the gate at the same time with same strength, the output of a majority
voter gate must be taken oﬀ at the same clock phase or at the next clock phase and every cell of a majority
voter gate must be at the same clock. Fig. 6 satisﬁes the above conditions to ensure that the proposed
designs are stable.
Let a 2-dot 1-electron QCA cell be of length p nm and breadth q nm. Fig. 6 shows that we required
167 cells. The eﬀective area covered is 57pq nm2. The area covered by the design is (25p+ 24q)× 13(p+ q)
nm2. Thus the area utilization ratio is 167pq : (25p+ 24q)× 13(p+ q). Thus high degree of area utilization
is met.
6. Energy and Power Dissipation in the Proposed Decoder design
From8, we get the expressions for the diﬀerent parameters, viz. Em, the minimum energy to be supplied
to the architecture with N cells; Eclock, the energy supplied by the clock to the architecture with N cells;
Ediss, energy dissipation from the architecture with N cells; ν2, frequency of dissipation energy; τ2, time to
dissipate into the environment to come to the relaxed state; ν1, incident energy frequency; τ1, time required
to reach the quantum level n from quantum level n2; τ , time required by the cells in one clock zone to switch
from one to the next polarization; tp, propagation time through the architecture; ν2 − ν1, the diﬀerential
frequency. We have calculated the same them in table 3 for our proposed design. Here n represents the
Quantum number,  is the reduced Plank’s constant, m is the mass of an electron, a2 the area of a cell, N
is the number of cells and k is the number of clock phases used in the architecture. Here we have taken
n = 10 and n2 = 2.
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Table 3. Diﬀerent parameter values of our ﬁndings for 2-dot 1-electron QCA binary to BCD converter
Parameters Value
Em = Eclock =
n2π22N
ma2
11.9048× 10−18 Joules
Ediss =
π22
ma2
(n2 − 1)N 11.7858× 10−18 Joules
ν1 =
π
ma2
(n2 − n22) 17.2508× 1015 Hz
ν2 =
π
ma2
(n2 − 1)N 17.7898× 1015 Hz
(ν1 − ν2) = π
ma2
(n2 − 1)N 0.5391× 1015 Hz
τ1 =
1
ν1
=
ma2
π(n21 − 1)
N 0.4974× 10−16 sec
τ2 =
1
ν2
=
ma2
π(n21 − 1)
N 4.8254× 10−16 sec
τ = τ1 + τ2 9.8003× 10−16 sec
tp = τ + (k − 1)τ2N 29.1048× 10−16 sec
7. Conclusion
In this article we have proposed a comprehensive design of binary to BCD converter using 2-dot 1-electron
QCA justiﬁed by potential energy computations. Table 2 has explained methodology for determining the
output polarity in a step by step manner which employs coulomb law. As of now there is no simulation
software available for 2 dot 1 electron QCA. Hence this mathematical procedure is applied. Figure 6 depicts
2-dot 1-electron QCA binary to BCD converter. To the best of our knowledge this reporting of 2-dot 1-
electron QCA binary to BCD converter design happens to be unique in the present form. The detailed
analysis of the design is available in section 5. We have also calculated diﬀerent energy parameters required
for this speciﬁc design.
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